The goal of this project was to replicate the basic RC4 decryption algorithm in SystemVerilog such that it could crack any message in which all the letters are lower-case letters or spaces. This was primarily done using a state machine, and multi-core processing was implemented using the start-finish protocol for faster decryption times.
WHAT DID I WORK ON?